|Researchers at Purdue University have developed an energy efficient and lower latency SAR ADC for machine learning (ML) applications. Energy and latency savings are achieved by dynamically leveraging workload sparsity to reconfigure precision without impacting the application accuracy. Compared to other state of the art solutions, testing shows accuracy improvements of up to 5% while reducing power consumption by 1.5-2.2x. This method is different from other approaches as it can actively adjust the ADC precision based on need rather than keeping it constant. This technology can also be integrated into existing platforms.
- Energy and latency savings
- Dynamic adjustment of ADC precision
- No degradation of application accuracy
- Can be integrated into existing platforms
- Machine learning
- Mixed-Signal computing
This technology has been validated through testing of a prototype and comparison against state-of-the-art solutions.
M. Ali, I. Chakraborty, U. Saxena, A. Agrawal, A. Ankit and K. Roy, "A 35.5-127.2 TOPS/W Dynamic Sparsity-Aware Reconfigurable-Precision Compute-in-Memory SRAM Macro for Machine Learning," IEEE Solid-State Circuits Letters, vol. 4, pp. 129-132, 2021, doi: 10.1109/LSSC.2021.3093354.
Dec 8, 2021
Purdue Office of Technology Commercialization
The Convergence Center
101 Foundry Drive, Suite 2500
West Lafayette, IN 47906
Phone: (765) 588-3475
Fax: (765) 463-3486