Memory Read Bit Line Amplifier Using a Modified Differential Pair Construct

Back to all technologies
Download as PDF
2015-IRAZ-66972
The memory industry is continuously seeking to improve the attributes of power consumption, read access time, and memory capacity. Power consumption consists of read, write, restore, and refresh power, which are affected by noise sensitivity, retention time, leakage, and threshold voltage. Subsequently, a tradeoff exists when one of these components increases at the expense of another attribute.

Researchers at Purdue University have developed a logic-compatible memory architecture that effectively circumvents the traditional power structure process and reduces power requirements, often by an order of magnitude. This technology is applicable to either static or dynamic RAM and nearly doubles memory capacity while maintaining comparable read access times. By eliminating the effect of die-to-die threshold voltage variation and lowering the write bit line voltage, this technology creates a power savings of 96 percent.

Advantages:
-The predetermined threshold for the bit line amplifier can be adjusted globally
-Static power for each bit line amplifier can be kept low while waiting
-The timing performance is superior to other types of memory sense amplifiers

Potential Applications:
-Static or dynamic RAM
-Computer technology
May 16, 2016
Utility Patent
United States
10,096,348
Oct 9, 2018

Jun 22, 2018
DIV-Patent
United States
(None)
(None)

May 15, 2015
Provisional-Patent
United States
(None)
(None)

May 15, 2015
Provisional-Patent
United States
(None)
(None)

(None)
CON-Patent
United States
(None)
(None)
Purdue Office of Technology Commercialization
1801 Newman Road
West Lafayette, IN 47906

Phone: (765) 588-3475
Fax: (765) 463-3486
Email: otcip@prf.org